Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

hw: Minor fix for verilator compilation #49

Merged
merged 3 commits into from
Jun 24, 2024
Merged

hw: Minor fix for verilator compilation #49

merged 3 commits into from
Jun 24, 2024

Conversation

fischeti
Copy link
Collaborator

Fixes a typedef in floo_vc_arbiter when setting NumVirtChannels to 1, that caused issue when compiling with Verilator.

Comment on lines +26 to +30
if (NumVirtChannels == NumPhysChannels) begin : gen_virt_eq_phys
assign valid_o = valid_i;
assign ready_o = ready_i;
assign data_o = data_i;
end else if (NumPhysChannels == 1) begin : gen_single_phys

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[verible-verilog-format] reported by reviewdog 🐶

Suggested change
if (NumVirtChannels == NumPhysChannels) begin : gen_virt_eq_phys
assign valid_o = valid_i;
assign ready_o = ready_i;
assign data_o = data_i;
end else if (NumPhysChannels == 1) begin : gen_single_phys
if (NumVirtChannels == NumPhysChannels) begin : gen_virt_eq_phys
assign valid_o = valid_i;
assign ready_o = ready_i;
assign data_o = data_i;
end else if (NumPhysChannels == 1) begin : gen_single_phys

@fischeti fischeti merged commit 674b4d8 into main Jun 24, 2024
25 checks passed
@fischeti fischeti deleted the vlt-fix branch June 24, 2024 14:04
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant